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Abstract:
The self-purging technique is not commonly used mainly due to the lack of practical imple-
mentations of its key component, the threshold voter. A very efficient implementation of this voter
is presented which uses a decomposition technique to substantially reduce the circuit complexity
and delay, as compared to alternative implementations.
Introduction
Achieving ultrareliable systems is a goal of increasing importance in many areas. The self-
purging hybrid approach [1] allows us to improve the reliability of digital systems and it has very sim-
ple switching mechanisms, a straighforward design and is simpler, cheaper and more reliable than
other hybrid approaches. Also, the faulty modules can be replaced from the system without affecting
the normal operation of the system. This characteristic of self-purging systems is extremely attractive
because it eases maintenance and repair.
In the self-purging approach each of the N identical modules has the capability to disconnect
itself from the system in the event that its output disagrees with the voted output of the system.
Switches remove their associated module from the system in case the module fails. The voter pro-
vides the mean for the masking of any fault that occurs in the module outputs. The voting is done
by means of a threshold gate. The choice of the voter threshold is critical for the tolerance of self-
purging systems to multiple faults. In general, the best voter threshold is equal to half the number
of the remaining fault-free modules [1].
In spite of the advantages described, the self purging technique is not commonly used in
fault-tolerant digital designs. One reason for this limited utilization is that it is difficult to con-
struct a threshold gate because it is claimed as an analog element, which is not practical for dig-
ital use. Concerning digital implementations, a direct implementation of the voter can be very
expensive in terms of the number of gates [2]. Therefore, some simplifying solutions have been
reported. Razavi [3] substitutes the threshold gate with a digitally constructed “strong majority
voter” which automatically adjusts its threshold. However, the system presented is of limited
use because only single module failures per clock cycle are allowed. A solution which can tol-
erate multiple module failures at any time is presented in [4], but no solution to build the voter
is presented. In this paper a very efficient decomposition technique for the logic function per-
formed by the voter is developed, allowing an extremely compact realization.
The Losq Voter
The voter that produces the system output and provides fault masking is a threshold gate. A
threshold gate (TG) has n two-valued inputs x1, x2, …, xn and a single two-valued output, y. It is
defined by n+1 real numbers: threshold T and weights w1, w2, …, wn, being denoted as
,where weight wi is associated with variable xi. The input-output relation of a
TG is defined as y=1 iff and y=0 otherwise. Sum and product in the previous definition
are the conventional operations, instead of logical ones.
The classical solution to the automatic threshold adjustment uses a simple mechanism as
shown in Figure 1 [1]. The threshold voter is described as , and it has been
represented by a non-standard but widely used symbol.
Implementing the Losq voter is a difficult task because the large number of inputs it exhibits.
As weights for xi are 1 and weights for yi are 2, the total weight for the gate is 3N. The most eco-
nomical solutions for implementing this kind of voters are based on sorting networks [2]. Thus, the
Losq voter would require a 3N-input SN to be implemented.
Proposed Voter Implementation
In this section, an efficient and extremely compact decomposition technique for the logic
function performed by the voter is developed.
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Theorem 1: The output of the voter from a self-purging scheme with N replicated mod-
ules can be obtained from a two-level network composed by two N-input SNs, and a
combinational network L, with inputs, as shown in Figure 2a. The first SN de-
pends on yi variables (i=1, ..., N), and the second one depends on xi variables (i=1, ..., N).
Proof: Let us consider the Losq voter for N modules given by , i.e. the voter
output is asserted if . Let us divide the input set into two
disjoint subsets, , and . Let and
be two quantities which will be very useful in the following. Input combi-
nations which assert voter output L are:
{(a or more variables in S1 are at logic 1) or
(a-1 or more variables in S1 at logic 1) and (b or more variables in S2 at logic 1) or
(a-2 or more variables in S1 at logic 1) and (b+2 or more variables in S2 at logic 1) or
..............................................................................
(1 or more variables in S1 at logic 1) and (N-2 or more variables in S2 at logic 1) or
(N variables in S2 at logic 1)}
This formulation yields the logic expression for the voter output:
(1)
where stands for a function which asserts when at least r variables in S1 are 1, and has a
similar definition but referred to S2. But this definition is exactly that corresponding to an N-input
threshold function (inputs from S1 or S2) with all the N weights equal to 1 and threshold in r. There
are of such TGs, of them depending on variables xi and another depending on variables yi.
The fan-in of all of them is N, as shown in Figure 2b.
The solution given in Figure 2a is obtained when the conceptual link between threshold
gates and SNs [5] is applied. An n-input SN is a switching network with n outputs which are a
sorted (non-increasing order) permutation of the inputs. The set of outputs in an n-input SN are
n TGs corresponding to , where if , , and 0
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otherwise. Thus, the outputs from both sets of TGs in the first level shown if Figure 2b are
specific outputs of two SNs: one of the SNs sorts yi variables (i=1, ..., N) and the other sorts xi
variables (i=1, ..., N). 
To evaluate the performance of both the traditional and the proposed solutions a compar-
ison of their complexity and delay is in order. Concerning the complexity, the number of 1-bit
comparators (a 1-bit comparator is implemented by means of a 2-input AND gate and a 2-input
OR gate) needed in a n-input SN based on Batcher’s odd-even merge sort is given in [6]:
(2)
where is the number of comparators required to merge two sorted sequenc-
es of sizes  and , given by:
(3)
and ,  and .
Concerning the number of gate levels, the delay time in Batcher’s sorting method for n
elements is given by:
(4)
When these expressions are applied to a self-purging redundancy scheme for N-modules,
the cost of the voter is given by , and its delay is
. In our approach, the cost of the voter is given by
, is the cost of the combinational circuit at the out-
put. The delay is , where delayCC corresponds to the
combinational output circuit. Figure 3a clearly shows the difference in complexity between
both solutions for typical values of the module number, N, and Figure 3b compares the delay
for both approaches for the same range of N. Delay of the combinational output circuits depends
on the available gates. For a comparison, we have supposed that 4-input OR gates are available.
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Example 1: Let us consider the design of a threshold voter from a self-purging scheme
with 5 replicated modules. The voter needed is , i.e., the voter out-
put is asserted when .
From definitions for in Theorem 1, we obtain and
. A logical expression for the voter output in Eq. (1) gives:
The sum-of-product for this function has prod-
uct terms, of three, four and five literals. However, when the voter is implemented as a sorting
network, Eq. (2) gives a cost of 2-input comparators. The implementation
obtained following the decomposition proposed in Theorem 1 provides a cost of
2-input comparators plus the cost of the combinational circuit at the output,
which can be implemented by two 2-input AND gates and one 4-input OR gate, as shown in
Figure 4. Further reduction in the number of comparators in both SN-based solutions can be ob-
tained by eliminating comparators which are not used, but exact figures do not substantially
modify the above reasonings about complexity. Concerning the delay time of both the tradition-
al and the proposed solutions, Eq. (4) gives time units for
the first implementation, and time units (5-input SN) plus
two time units (combinational part) for the proposed implementation. 
Conclusions
A low-cost implementation of the classical self-purging approach from Losq has been
proposed. It is based on both the application of a decomposition technique and the use of the
conceptual link between TGs and SNs. The proposed implementation exhibits an excellent per-
formance when compared to the original solution.
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Figure 1:Self-purging approach with N modules for optimal tolerance to multiple failures
switch i
Initialization
and retry
[1,2,...,1,2;N]
1
2
N
QQ xi
yi
S R 1
2
1
2
voter
xN
yN
x1
y1
System
output
from module N
and switch N
from module 1
and switch 1
y1
yN
1
1 a
Figure 2: Two level realization of self-purging voter, (a) using SNs, (b) using TGs
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Figure 3: Cost parameters for the traditional and the proposed solutions
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Figure 4: Proposed realization for the self-purging voter in Example 1
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